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A Construction of 1-to-2 Shared
Optical Buffer Queue with Switched Delay Lines
Xiaoliang Wang, Xiaohong Jiang, Achille Pattavina, and Susumu Horiguchi
Abstract—Optical buffering is fundamental to contention reso-
lution in optical networks. The current works on this line mainly
focus on the emulation of dedicated input/output buffer queue
by using switched fiber delay lines (SDL). It is notable that the
shared buffer queue, where a common buffer pool is shared
by all the input/output ports of a switch, has the potential to
significantly reduce the overall buffer capacity requirement. As
far as we know, however, no related work is available yet on the
exact emulation of a shared optical buffer queue with SDLs.
In this paper, we focus on the design of first in first out (FIFO)
shared optical buffer queue based on the optical feedback SDL
construction. The construction considered consists of an (𝑀 +
2) × (𝑀 + 2) switch fabric and 𝑀 fiber delay lines FDL1, . . .,
FDL𝑀 , where FDL𝑖 connects the 𝑖𝑡ℎ output of the switch fabric
with its 𝑖𝑡ℎ input. We show that by setting the length of FDL𝑖
as min(𝑀 + 1 − 𝑖, 𝑖), 𝑖 = 1, . . . ,𝑀 , such a construction can
actually work as an 1-to-2 shared buffer queue. We then extend
this emulation to the more general 𝑁 -to-2 case.
Index Terms—Shared buffer queue, optical buffer, switched
delay line (SDL), fiber delay line (FDL), optical packet switching
(OPS).
I. INTRODUCTION
ALL-OPTICAL
1 switching is attractive since it can elimi-
nate the quite expensive optical-electronic-optical con-
versions and help us to make good use of the enormous
bandwidth of optical networks. Time sliced (synchronous)
optical switching is a simple yet cost-effective technology
for implementing all-optical packet switching [1]–[5], where
optical buffers are required to resolve packets contention.
Since optical-RAM is not available yet, the optical fiber delay
line (FDL) is usually adopted to implement the buffering
function. Unlike the traditional electronic memories with
random access, a packet entering a FDL must propagate for a
fixed amount of time and can not be retrieved anytime earlier.
As such, designing FDL-based optical buffers with the same
throughput and delay performance as that of the electronic
ones is still a challenging issue now.
Basically, we have three possibilities for packet buffering
in a switch, namely input buffer queuing (buffering packets
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1“all-optical” implies that the data transmission is in the optical domain,
but the switching control can be electrical.
at the input side), output buffer queuing (buffering packets at
the output side) and shared buffer queuing (buffering packets
internally) [6], [7]. Early works on the construction of optical
buffer with switches and fiber delay lines (SDL) mainly focus
on the feasibility study of such constructions, see, for example,
the shared-memory optical ATM switch by Karol [8], CORD
(contention resolution by delay lines) by Chlamtac et al. [3],
COD (cascaded optical delay line) by Cruz et al. [2] and
SLOB (switch with large buffer) by Hunter et al. [4]. Recently,
C. S. Chang et al. demonstrated that it is possible for us to
exactly emulate various optical buffer queues with SDL [9]–
[15]. These works have been successful in implementing the
optical counterparts of input buffer queue and output buffer
queue, and some typical implementations among them are as
follows.
∙ 1-to-1 FIFO queue. Via a concatenation of the 2 × 2
feedback switch elements, an interesting construction of
1-to-1 FIFO queue was suggested in [10]. Such an optical
FIFO queue can achieve a buffer size of 𝐵=2𝑛 − 1 by
using 2𝑛 switch elements and 3 ⋅ 2𝑛−1 − 2 fiber length.
∙ 2-to-1 FIFO Multiplexer. A multiplexer works like a
‘hopper’, i.e., it always has a departure packet whenever
it is nonempty. It has been proved in [14] that an
(𝑀 + 2) × (𝑀 + 2) feedback switch has the capability
to emulate a 2-to-1 FIFO multiplexer of size 𝑂(2𝑀 ).
∙ 1-to-1 Priority queue. In a priority queue, the packet
with the highest priority is always sent to output link
when a departure request comes, while the packet with
the lowest priority will be dropped whenever buffer
overflow happens. The recent research indicated that the
(𝑀+1)×(𝑀+1) feedback switch can be used to emulate
an 1-to-1 priority queue of size 𝑂(𝑀3) [13].
The shared buffer queuing, which consists of a common
memory shared by all the inputs and outputs, is another
attractive structure for implementing electronic ATM switches
and IP routers [7], [16]. In comparison with the input/output
buffer queuing built on SDL, the corresponding shared buffer
queuing structure has the potential to significantly reduce both
the buffer capacity requirement and switch size2. However, no
work is available yet on how to use SDL to exactly emulate
shared buffer queue, which is the focus of this paper. Our
main finding is that, by applying a slightly modified switching
strategy to the feedback switch system proposed in [12], such
a system can actually work as an 1-to-2 optical shared buffer
queue. This result is further extended to the 𝑁 -to-2 case with
𝑁 inputs. The work of this paper lays the foundation for the
general design of share buffer queue, and the 1-to-2 (and also
2In SDL based buffer queue, one FDL requires one dedicated switch port.
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Fig. 1. An 1-to-2 shared buffer queue with buffer size 𝐵.
𝑁 -to-2) modules to be examined have the potential to serve as
the basic building blocks for the future construction of large-
scale shared buffer structures.
The remainder of this paper is organized as follows: Section
II presents the definition of 1-to-2 shared buffer queue, and
Section III provides a construction for it via SDL. In Section
IV, a lower bound on the buffer size of our construction is
derived. Finally, this construction is further extended to the
more general 𝑁 -to-2 case in Section V.
II. PRELIMINARIES
In this section, we first formally define an 1-to-2 shared
buffer queue and then introduce a trivial construction of it.
A. 1-to-2 shared buffer queue
To simplify the design and operation of optical buffer
queue, we assume that the time is sliced and synchronized,
i.e., the boundaries of arrival packets are aligned with their
corresponding time slots. To implement synchronization, we
need the function of adjusting packets arrival time, which can
be accomplished by using packet recognizer and a set of delay
lines [17]–[19]. Without loss of generality, we further assume
that the packet size is fixed, a packet can be transmitted within
one time slot, and the length of a delay line is equal to an
integer number of time slots.
Based on these assumptions, an 1-to-2 shared buffer queue
can be formally defined as follows.
Definition 1 (1-to-2 shared buffer queue): An 1-to-2
shared buffer queue is a network element that has one input
link, two control inputs, two output links for departure
packets, and one output link for lost packets due to buffer
overflow (as illustrated in Fig. 1). For time 𝑡 and output link
𝑖, 𝑖 ∈ {0, 1}, we introduce the following notations:
𝑎𝑖(𝑡): the set of arrival packet destined for output link at
the time.
𝑑𝑖(𝑡): the set of departure packets from output link at the
time.
𝑐𝑖(𝑡): the control input state of output link at the time
(the output port is enabled if 𝑐𝑖(𝑡) = 1; disabled,
otherwise).
𝑞𝑖(𝑡): the set of packets stored in the buffer and destined
for the output link by the end of the time.
𝑙(𝑡): the set of lost packets at the time.
As the input port is unique, ∣𝑎0(𝑡)∣ and ∣𝑎1(𝑡)∣ can not be
1 simultaneously. Then the 1-to-2 shared buffer queue with
buffer size 𝐵 satisfies the following properties:
Fig. 2. A simple construction of 1-to-2 shared buffer queue.
(P1) Flow conservation: an arriving packet from the input
link is either stored in the buffer or transmitted through
one output link, i.e.,
𝑞0(𝑡) ∪ 𝑞1(𝑡) = 𝑞0(𝑡− 1) ∪ 𝑞1(𝑡− 1)
∪ 𝑎0(𝑡) ∪ 𝑎1(𝑡)∖(𝑑0(𝑡) ∪ 𝑑1(𝑡) ∪ 𝑙(𝑡))
(1)
(P2) Non-idling: if one output is enabled, there is always a
departing packet from this output if there is at least one
packet destined for the output in the buffer or the input,
i.e.,
𝑑0(𝑡) =
{
1 if 𝑐0(𝑡) = 1 and ∣𝑞0(𝑡− 1) ∪ 𝑎0(𝑡)∣ > 0
0 otherwise
(2)
𝑑1(𝑡) =
{
1 if 𝑐1(𝑡) = 1 and ∣𝑞1(𝑡− 1) ∪ 𝑎1(𝑡)∣ > 0
0 otherwise
(3)
(P3) Maximum buffer usage: an arriving packet is lost only
when the buffer is full and the corresponding output of
this packet is disabled, i.e.,
𝑙(𝑡) =
⎧⎨
⎩
1 if ∣𝑞0(𝑡− 1) ∪ 𝑞1(𝑡− 1) ∪ 𝑎0(𝑡)∣ > 𝐵
and 𝑐0(𝑡) = 0
or ∣𝑞0(𝑡− 1) ∪ 𝑞1(𝑡− 1) ∪ 𝑎1(𝑡)∣ > 𝐵
and 𝑐1(𝑡) = 0
0 otherwise
(4)
(P4) FIFO: packets destined for the same output link depart
in the First-In-First-Out (FIFO) order.
B. A simple construction of 1-to-2 shared buffer queue
As we know, the queue with buffer size 𝐵 = 1 can be
constructed by using a 2×2 feedback switch element with one
fiber delay line of length 1 [10]. Therefore, an 1-to-2 optical
shared buffer queue with buffer size 𝐵 can be exactly emulated
by using 𝐵 parallel feedback switch elements sandwiched
between an 1×𝐵 crossbar and a 𝐵× 2 crossbar (see Fig. 2).
The newly arrived packets can be sent to any idle feedback
switch elements through the 1×𝐵 crossbar, and the buffered
packets can be read out from feedback switch elements and
sent to the corresponding output links through the 𝐵 × 2
crossbar. If all the 𝐵 feedback switches are occupied and there
are no departure requests, any newly arrived packets have to
be dropped. Since the switch size is almost the same as the
buffer size and only the delay lines of length 1 are adopted
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on February 18,2010 at 01:59:53 EST from IEEE Xplore.  Restrictions apply. 
3714 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 57, NO. 12, DECEMBER 2009
Fig. 3. A feedback construction of 1-to-2 shared buffer queue.
here, this structure has a high hardware complexity and also
involves a large number of packet circulations3.
III. AN EFFECTIVE CONSTRUCTION OF SHARED BUFFER
QUEUE
In this section, we introduce a more efficient construction
of shared buffer queue by exploring the feedback switch
architecture and a new packet switching strategy for it.
A. Architecture and switching algorithm
The feedback switch structure has been widely explored for
the efficient construction of optical priority queues [11], [12].
Here, we extended the symmetric feedback switch considered
in [12] for the design of an 1-to-2 shared buffer queue. One
such structure is illustrated in Fig. 3, which consists of an
(𝑀 +2)× (𝑀 +2) switch fabric, one input port (𝑖0), one lost
port (𝑙0), two output ports (𝑜0 and 𝑜1), two control inputs (𝑐0
and 𝑐1) and 𝑀 delay lines connecting 𝑀 outputs back to 𝑀
inputs of the switch fabric.
To schedule packets properly inside the switch, all packets
are classified into two flows (𝑓0 and 𝑓1) based on their
destined output ports. The packets of one flow are assigned
with priorities according to their arrival time, such that they
depart in the FIFO order. To ensure that the oldest packet of
each flow is always reachable in each time slot, the packet
scheduling should satisfy the following rule:
(R1) The packet with priority 𝑘 can never be switched to a
delay line with length longer than 𝑘.
By applying the rule (R1) to the switch system, in each time
slot the set of packets available at the inputs of the switch will
contain the highest priority packets of both flows 𝑓0 and 𝑓1.
These packets are further sorted by two dedicated sorters (each
for one flow) according to the order of their priorities. After
sorting, the highest priority packet of a flow will be directly
sent out if the corresponding output port is enabled, and the
3Packet circulation through switch fabric causes significant attenuation of
optical signal[5], [20].
rest packets of this flow are sent to consecutive fiber delay
lines in sequence, following the descending order of their
priorities; On the other hand, if the output port is disabled, all
the sorted packets of this flow need to be rebuffered and will
be sent to fiber delay lines in the same way above. To share
the common buffer properly among two flows, we assign their
packets to the fiber delay lines in the back-to-back manner, as
illustrated in Fig. 3. More formally, the switching algorithm
adopted here can be summarized as following:
Switching Algorithm (S1)
Classify all the packets appearing at the 𝑀 + 1 inputs of switch
into two sets according to their output ports.
Denote by 𝛼 the set of packets belonging to 𝑓0.
Denote by 𝛽 the set of packets belonging to 𝑓1.
Sort packets in 𝛼 based on their priorities.
Sort packets in 𝛽 based on their priorities.
if 𝑐0(𝑡) == 1 then
Remove the highest priority packet from 𝛼 and send it to
Output 𝑂0.
Decrease the priority of all packets belonging to 𝑓0 in the
system by 1.
if 𝑐1(𝑡) == 1 then
Remove the highest priority packet from 𝛽 and send it to
Output 𝑂1.
Decrease the priority of all packets belonging to 𝑓1 in the
system by 1.
Send packets in 𝛼 to FDL1, FDL2, . . . following the descending
order of their priorities.
Send packets in 𝛽 to FDL𝑀 , FDL𝑀−1, . . . following the
descending order of their priorities.
According to the above switching algorithm, if a packet of
𝑓0 is sent to the (𝑖+ 1)𝑡ℎ delay line, the delay lines indexed
from 1 to 𝑖 must have been occupied by 𝑖 packets of the same
flow with higher priorities. Similarly, for a packet of 𝑓1, if it
is assigned to the (𝑀−𝑖)𝑡ℎ delay line, there must be 𝑖 packets
of this flow with higher priorities in the delay lines indexed
from 𝑀 to 𝑀 + 1 − 𝑖. Therefore, based on (R1), the length
of 𝑖𝑡ℎ delay line can be set as
𝑟𝑖 = min(𝑖,𝑀 + 1− 𝑖), 𝑖 = 1, 2, . . . ,𝑀 (5)
It is notable that at most 𝑀 packets can be simultaneously
inserted into the fiber delay lines, so conflict may happen if
𝑀 + 1 packets come to the inputs of the switch at the same
time slot (i.e., one newly arrival packet to the input port and
𝑀 feedback packets from fiber delay lines).
Definition 2: (Conflict) For the switch system in Fig. 3, we
say it is in conflict if at one time slot there are 𝑀 +1 packets
at the inputs of the switch but no departure is requested for
any of them.
For an exactly emulation of 1-to-2 share buffer queue based
on the switch system in Fig. 3, we need to determine the
condition under which the conflict can never happen.
B. Buffer size
To avoid conflict, the number of accommodated packets in
the system must be constrained such that the acceptance of
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Fig. 4. Illustration for the buffer of size 3 only (𝑀 = 3).
any newly arrival packet will not lead the system into the
state of conflict defined above. For this purpose, we introduce
the following definition.
Definition 3: (Buffer size 𝐵) For the 1-to-2 shared buffer
queue construction in Fig. 3 with scheduling scheme (S1) and
delay line setting in Equation (5), we define its buffer size as
the maximum buffer capacity 𝐵 the construction can provide
so that conflicts will never happen under any scenario.
Let 𝑋 and 𝑌 denote the set of packets buffered for flows
𝑓0 and 𝑓1, so ∣𝑋 ∣ and ∣𝑌 ∣ refer to the total number of packets
buffered for two flows, respectively. We further use x𝐷 and
y𝐷 to denote the number of packets in 𝑋 and 𝑌 that appear
at the inputs of switch and require for buffering. Then we can
construct a packet conflict set 𝑅 as
𝑅 = {(𝑋,𝑌 )∣𝑋,𝑌 conflict one another, i.e., x𝐷+ y𝐷 > 𝑀}
(6)
Now, the buffer size 𝐵 is actually determined as
𝐵 = min
(𝑋,𝑌 )∈𝑅
(∣𝑋 ∣+ ∣𝑌 ∣)− 1 (7)
Obviously, the construction in Fig. 3 can exactly emulate any
1-to-2 shared buffer queue with buffer size not larger than 𝐵.
Since a delay line with delay length 𝑟 can accommodate 𝑟
packets, one may wonder if 𝐵 =
∑𝑀
𝑖=1 𝑟𝑖 for the construction
in Fig. 3. We use a counterexample here to show that when
𝑀 = 3, the buffer size 𝐵 of the construction in Fig. 3 is 3
although the total length of delay lines is 4 there.
Example 1: For the construction in Fig. 3 with 𝑀 delay
lines (𝑀 = 3 here), the Slot Transition Table in Fig. 4 is
adopted to illustrate the slot occupation state (i.e., the first slot
states) of these 𝑀 delay lines after each switching operation
[1]. Let 𝛼𝑖 (resp. 𝛽𝑖) be the 𝑖𝑡ℎ arrival packet of 𝑓0 (resp. 𝑓1).
Assume that the construction started from an empty system
and there was no departure request from 𝑡 to 𝑡 + 4. As
illustrated in Fig. 4, the packet 𝛼1 arrived at time slot 𝑡 and
was sent to FDL1, while the packet 𝛽1 arrived at time slot
𝑡+1 and was sent to FDL3. At time slot 𝑡+2, the packet 𝛼2
arrived and had to be sent to FDL2 of length 2 according to the
switching algorithm (S1). At time slot 𝑡+ 4, the packets 𝛼1,
𝛼2 and 𝛽1 emerged from the outputs of delay lines and a new
packet 𝛼3 arrived simultaneously. Since the output ports were
sill disabled at 𝑡 + 4, to avoid conflict, 𝛼1, 𝛼2 and 𝛽1 were
rebuffered in FDL1, FDL2 and FDL3, but the packet 𝛼3 had
to be dropped. Thus, the buffer size 𝐵 of this construction
is no more than 3 (please refer to Equation (7)). On the
other hand, given that there are 3 distinct delay lines in this
construction, it can always accommodate at least 3 packets
without conflict. Therefore, the buffer size 𝐵 of this shared
buffer queue construction is just 3.
In the following, we will establish a lower bound 𝐵∗ on
the buffer size of the 1-to-2 shared buffer queue construction
in Fig. 3, such that this construction can be used to exactly
emulate an 1-to-2 shared buffer queue with size 𝐵∗. The
following lemma is going to be used throughout the paper
(we omit the proof due to its simplicity).
Lemma 1: For any positive integer 𝑎, we have
(i)
⌈
𝑎−1
2
⌉
=
⌊
𝑎
2
⌋
(ii)
⌈
𝑎
2
⌉
=
⌊
𝑎−1
2
⌋
+ 1
IV. A LOWER BOUND OF BUFFER SIZE
From Equation (7) we can see that if we know how many
packets have already been buffered in the network when
conflict happens, then the buffer size 𝐵 can be determined
by finding the minimum number of buffered packets among
all possible conflict scenarios. It is notable, however, that
although we can easily find all the conflict scenarios at the
𝑀 inputs of delay lines, it is very hard to determine all the
possible sets of packets (and thus the number of packets)
stored in the network for one given conflict scenario. Hereafter,
we derive a lower bound of buffer size, which can serve as a
sufficient condition for the construction of non-conflict shared
buffer queues.
A. Buffered packets of one flow
For convenience, let “rebuffered packets” denote those pack-
ets that emerge from the delay lines and are rebuffered in the
network after sorting. In the following, we first establish a
lemma (Lemma 2) regarding one important property of the
construction in Fig. 3, then we determine in Lemma 3 that if
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Fig. 5. Examples of packets scheduling (𝑀 = 7).
there exist 𝑖 rebuffered packets of one flow, at least how many
packets from the same flow must have been buffered in the
delay lines.
Lemma 2: For the construction in Fig. 3, suppose that at a
given time we see 𝑖 (𝑖 ≤ 𝑀 ) rebuffered packets that belong
to the same flow and come from 𝑖 consecutive FDLs, starting
with the shortest delay line. Then we know that at least 𝑄∗(𝑖)
packets (including these 𝑖 rebuffered packets) of this flow are
currently being buffered in the network, where 𝑄∗(𝑖) is given
by:
𝑄∗(𝑖) =
⎧⎨
⎩
⌈
𝑖
2
⌉⌊
𝑖
2
⌋
+ 1, if 0 < 𝑖 ≤ ⌈𝑀2 ⌉⌈
⌈𝑀/2⌉
2
⌉⌊
⌈𝑀/2⌉
2
⌋
+ 𝑖2 −𝑀𝑖+ ⌈𝑀2 ⌉⌊𝑀2 ⌋+ 1,
if
⌈
𝑀
2
⌉
< 𝑖 ≤ ⌊𝑀2 ⌋+ ⌈ ⌈𝑀/2⌉2 ⌉(⌊
𝑀
2
⌋
+ 2
) ⋅ 𝑖− (⌊𝑀2 ⌋)2 − ⌊𝑀2 ⌋−𝑀,
if
⌊
𝑀
2
⌋
+
⌈
⌈𝑀/2⌉
2
⌉
< 𝑖 ≤ 𝑀
(8)
Proof: This lemma will be proved with the help of the slot
transition table. For ease of comprehension, we first consider
one example of the switch system with 𝑀 = 7. We assume
that at time 𝑡, there are four packets of one flow that emerged
from FDL1 to FDL4 and are now rebuffered in these delay
lines. Then the delay line occupation state at this time can
be illustrated by the slot transition table in Fig. 5 (a.1). Since
these four packets came from FDL1 to FDL4 respectively, they
must have been inserted into their corresponding delay lines
at time slot 𝑡−1, 𝑡−2, 𝑡−3 and 𝑡−4, as illustrated in Fig. 5
(a.2). Let us first consider the time slot 𝑡− 4. As 𝛼4 occupied
FDL4 at this time, from the switching algorithm (S1) we know
that the delay lines FDL3, FDL2 and FDL1 must have already
been occupied by three other packets with higher priorities.
We denote these three packets by 𝛼43, 𝛼42 and 𝛼41, as shown
in Fig. 5 (a.3). Similarly, we can deduce that two packets
(marked as 𝛼32 and 𝛼31) with priorities higher than that of
𝛼3 must have occupied FDL2 and FDL1 at time slot 𝑡−3, and
one packet (marked as 𝛼21) with priority higher than that of
𝛼2 must have occupied FDL1 at time slot 𝑡−2. Notice that the
FDL𝑖 can delay a packet for 𝑟𝑖 time slots only, so the packets
𝛼43 and 𝛼32 would emerge from FDL3 and FDL2 at time slot
𝑡− 1. Since the departure request can come at any time slot,
it may happen that at time slot 𝑡− 1 one packet (assume 𝛼43
here) will depart from the output link, as shown in Fig. 5 (a.4).
Thus, we can conclude that by time slot 𝑡 at least five packets
of the same flow are buffered in the system, namely 𝛼1, 𝛼2,
𝛼3, 𝛼4 and the packet 𝛼32 in FDL2. Extending the idea of
this example, we can get the following general results.
(a) 0 < 𝑖 ≤ ⌈𝑀2 ⌉. By referring to the 𝑗𝑡ℎ (𝑗 ≤ 𝑖) row of
the delay line occupation state shown in Fig. 5 (a.3), we know
that from time slot 𝑡 − 𝑖 to time slot 𝑡− 1 at least 𝑖 + 1 − 𝑗
packets have been inserted into the 𝑗𝑡ℎ delay line. Notice that
a delay line with length 𝑗 can only accommodate 𝑗 packets
simultaneously, so
∑𝑖
𝑗=1min(𝑖+ 1− 𝑗, 𝑗) packets have ever
been buffered before time slot 𝑡. Since some of these buffered
packets may come out from their delay lines after 𝑡−⌊ 𝑖−12 ⌋−1,
and one flow have at most one departure packet in each time
slot, then
⌊
𝑖−1
2
⌋
packets may depart from output link from
𝑡− ⌊ 𝑖−12 ⌋ to 𝑡− 1. Therefore, we conclude that by time slot
𝑡 at least 𝑄∗(𝑖) packets have been buffered in FDLs, where
𝑄∗(𝑖) =
𝑖∑
𝑗=1
min(𝑖+ 1− 𝑗, 𝑗)−
⌊
𝑖− 1
2
⌋
=
⌈
𝑖
2
⌉
×
(
1 +
⌊
𝑖
2
⌋)
−
(⌈
𝑖
2
⌉
− 1
)
=
⌈
𝑖
2
⌉
×
⌊
𝑖
2
⌋
+ 1 (9)
(b)
⌈
𝑀
2
⌉
< 𝑖 ≤𝑀 . To explain the condition in this scenario,
we adopt another example shown in Fig. 5 (b) , where 𝑖 =
5 (> ⌈7/2⌉) packets that emerged from FDL1 to FDL5 are
rebuffered at time slot 𝑡. Similar to the above scenario, by
checking the 𝑡− 𝑘𝑡ℎ (𝑘 ∈ [1, 𝑖]) time slot in Fig. 5 (b.3), we
can see that at least 𝑘 packets were inserted into delay lines at
this slot. To determine at least how many packets have been
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Fig. 6. An overlap arrival case (M=11).
buffered in the system by time slot 𝑡, we further divide this
scenario into four cases:
Case 1. 𝑀 is odd and
⌈
𝑀
2
⌉
< 𝑖 ≤ ⌊𝑀2 ⌋+⌈ ⌈𝑀/2⌉2 ⌉ = 𝑀−12 +⌈
𝑀+1
4
⌉
By comparing Tables (b.4) and (a.4) in Fig. 5, we can see
that the packets in Fig. 5 (b.4) contain all the packets in Fig.
5 (a.4) and two new packets 𝛼5 and 𝛼34. Therefore, all the
buffered packets in this case can be divided into two sets:
set 1 that contains the packets deduced from the occupation
states of delay lines 1 to
⌈
𝑀
2
⌉
at time slot 𝑡, and set 2 that
contains the packets deduced from the occupation states of
delay lines
⌈
𝑀
2
⌉
+ 1 to 𝑖 at time slot 𝑡. Let us consider the
time slot 𝑡 − 2 ⌈𝑀2 ⌉ + 𝑘, ⌈𝑀2 ⌉ < 𝑘 ≤ ⌊𝑀2 ⌋ + ⌈ ⌈𝑀/2⌉2 ⌉.
If the 𝑘𝑡ℎ delay line is occupied at this time, there should
be
(⌈
𝑀
2
⌉− (𝑘 − ⌈𝑀2 ⌉)) packets belonging to set 1 and 𝑘 −(⌈
𝑀
2
⌉− (𝑘 − ⌈𝑀2 ⌉)) = 2(𝑘− ⌈𝑀2 ⌉) packets belonging to set
2, as shown in Fig. 5 (b.4). Based on the packets in set 1 and
set 2, we can determine the number of packets buffered in the
system by time slot 𝑡 as:
𝑄∗(𝑖) = 𝑄∗
(⌈
𝑀
2
⌉)
+
𝑖∑
𝑘=⌈𝑀2 ⌉+1
2
(
𝑘 −
⌈
𝑀
2
⌉)
=
⌈⌈𝑀/2⌉
2
⌉
×
⌊ ⌈𝑀/2⌉
2
⌋
+ 1 + 𝑖2 −𝑀 × 𝑖+ 𝑀
2 − 1
4
=
⌈
𝑀 + 1
4
⌉
×
⌊
𝑀 + 1
4
⌋
+ 𝑖2 −𝑀 × 𝑖+ 𝑀
2 + 3
4
(10)
In particular, when 𝑖 =
⌈
𝑀
2
⌉
, the Equation (10) reduces to
Equation (9), so
𝑄∗
(⌈
𝑀
2
⌉)
=
⌈
𝑀 + 1
4
⌉⌊
𝑀 + 1
4
⌋
+ 1 (11)
Case 2. 𝑀 is odd and 𝑀−12 +
⌈
𝑀+1
4
⌉
< 𝑖 ≤ 𝑀
Following the similar idea as that of scenario (a), we can
determine that from time slot 𝑡−⌈𝑀2 ⌉ to 𝑡−1 at least min(𝑖+
1 − 𝑗, 𝑖 − ⌈𝑀2 ⌉ + 1) packets have been inserted into the 𝑗𝑡ℎ
(0 < 𝑗 ≤ 𝑖) delay line. Since some of these packets buffered
before time slot 𝑡 will come out from their delay lines after
𝑡−(2 ⌈𝑀2 ⌉−𝑖), then at most 2 ⌈𝑀2 ⌉−𝑖−1 packets may depart
from output link. Notice that the 𝑗𝑡ℎ delay line here can only
accommodate min(𝑗,𝑀 + 1− 𝑗) packets simultaneously, we
conclude that in this case at least 𝑄∗(𝑖) packets are buffered
in FDLs, where
𝑄∗(𝑖) =
𝑖∑
𝑗=1
min
(
𝑖+ 1− 𝑗, 𝑖−
⌈
𝑀
2
⌉
+ 1, 𝑗,𝑀 + 1− 𝑗
)
−
(
2
⌈
𝑀
2
⌉
− 𝑖− 1
)
=
⌈
𝑀
2
⌉
× (𝑖−
⌈
𝑀
2
⌉
+ 1)− (𝑀 + 1− 𝑖− 1)
=
𝑀 + 1
2
× 𝑖− 𝑀
2 − 1
4
−𝑀 + 𝑖
=
𝑀 + 3
2
× 𝑖− 𝑀
2 + 4𝑀 − 1
4
(12)
For the case when 𝑀 is even, the proof is similar and we
only give the finial results as follows:
Case 3. 𝑀 is even and 𝑖 ≤ ⌊𝑀2 ⌋+ ⌈ ⌈𝑀/2⌉2 ⌉ = 𝑀2 + ⌈𝑀4 ⌉
𝑄∗(𝑖) = 𝑄∗
(⌈
𝑀
2
⌉)
+
𝑖−⌈𝑀2 ⌉∑
𝑗=1
(2𝑗 − 1)
=
⌈
𝑀
4
⌉
×
⌊
𝑀
4
⌋
+ 𝑖2 −𝑀 × 𝑖+ 𝑀
2 + 4
4
(13)
In particular, when 𝑖 = 𝑀2 , the Equation (13) reduces to
Equation (9), so
𝑄∗
(
𝑀
2
)
=
⌈
𝑀
4
⌉⌊
𝑀
4
⌋
+ 1 (14)
Case 4. 𝑀 is even and 𝑀2 +
⌈
𝑀
4
⌉
< 𝑖 ≤ 𝑀
𝑄∗(𝑖) =
𝑖∑
𝑗=1
min
(
𝑖+ 1− 𝑗, 𝑖 −
⌈
𝑀
2
⌉
, 𝑗,𝑀 + 1− 𝑗
)
−
[⌈
𝑀
2
⌉
− (𝑖 −
⌈
𝑀
2
⌉
)
]
=
𝑀 + 4
2
× 𝑖− 𝑀
2 + 6𝑀
4
(15)
Combining the above results together, the Equation (8)
follows.
The above analysis focuses on the case that all the 𝑖
rebuffered packets come from consecutive delay lines (from
delay line 1 to delay line 𝑖) only. In practice, however, the re-
buffered packets in the feedback construction may come from
non-consecutive delay lines as well. Take the slot transition
table in Fig. 6 as an example (𝑀 = 11), where six packets
of one flow are rebuffered in the delay lines from FDL1 to
FDL6 at time slot 𝑡. From Fig. 6 we can see that if five
of these packets came from the 1𝑠𝑡 to 5𝑡ℎ consecutive delay
lines but another packet came from the 7𝑡ℎ delay line, there
should be at least 𝑄∗(5) + 2 = 9 packets buffered by slot
𝑡, including the two packets inserted into FDL6 and FDL7 at
time slot 𝑡− 5. On the other hand, if all these six rebuffered
packets came from the 1𝑠𝑡 to 6𝑡ℎ consecutive delay lines,
we know from Lemma 2 that at least 𝑄∗(6) = 10 packets
have been buffered at slot 𝑡. This example indicates that the
number of buffered packets in the non-consecutive case may
be less than that of the consecutive case. This is due to the
“packets overlap” phenomena in the non-consecutive case,
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TABLE I
COMPARISON OF OPTICAL QUEUE CONSTRUCTIONS
1× 2 shared buffer queue 1× 1 FIFO queue 2× 1 FIFO Multiplexer 1× 1 Priority queue
Feedback Construction (𝑀 + 2) × (𝑀 + 2) 2𝑛 2× 2 (𝑀 + 2)× (𝑀 + 2) (𝑀 + 1)× (𝑀 + 1)
Buffer Size 𝑂(𝑀2) 𝑂(2𝑛) 𝑂(2𝑀 ) 𝑂(𝑀3)
FDLs length 𝑂(𝑀2) 𝑂(2𝑛) 𝑂(2𝑀 ) 𝑂(𝑀3)
i.e., two packets may feedback through two delay lines of
same length. The observation in above example leads to the
following lemma.
Lemma 3: For the construction in Fig. 3, if there are 𝑖 (𝑖 ≤
𝑀 ) rebuffered packets of the same flow at one time, then
the number of buffered packets (including these 𝑖 rebuffered
packets) of this flow is at least 𝑃 ∗(𝑖) by this time, where
When 𝑀 is odd
𝑃 ∗(𝑖) =
⎧⎨
⎩
𝑄∗
(
𝑖− ⌈ 𝑖−35 ⌋− 1)+ ⌈
𝑖−3
5 ⌋∑
𝑗=1
2𝑗,
if 0 < 𝑖 ≤ ⌈𝑀2 ⌉
𝑄∗
(⌈
𝑀
2
⌉− ⌈5𝑀−8𝑖−110 ⌋− 1)+
𝑖−⌈𝑀2 ⌉+⌈ 5𝑀−8𝑖−110 ⌋∑
𝑗=1
2𝑗,
if
⌈
𝑀
2
⌉
< 𝑖 ≤ ⌊𝑀2 ⌋+ ⌈ ⌈𝑀/2⌉2 ⌉
𝑄∗(𝑖), if
⌊
𝑀
2
⌋
+
⌈
⌈𝑀/2⌉
2
⌉
< 𝑖 ≤ 𝑀
When 𝑀 is even
𝑃 ∗(𝑖) =
⎧⎨
⎩
𝑄∗
(
𝑖− ⌈ 𝑖−1
5
⌋− 1)+ ⌈ 𝑖−15 ⌋∑
𝑗=1
(2𝑗 − 1),
if 0 < 𝑖 ≤ ⌈𝑀
2
⌉
𝑄∗
(⌈
𝑀
2
⌉− ⌈ 5𝑀−8𝑖−2
10
⌋− 1)+𝑖−⌈𝑀2 ⌉+⌈ 5𝑀−8𝑖−210 ⌋∑
𝑗=1
(2𝑗 − 1),
if
⌈
𝑀
2
⌉
< 𝑖 ≤ ⌊𝑀
2
⌋
+
⌈
⌈𝑀/2⌉
2
⌉
𝑄∗(𝑖), if
⌊
𝑀
2
⌋
+
⌈
⌈𝑀/2⌉
2
⌉
< 𝑖 ≤𝑀
here ⌈𝑎⌋ denotes the integer that is most close to 𝑎.
Proof: See Appendix A.
B. A lower bound of buffer size 𝐵
Since the number of buffered packets 𝑃 ∗(𝑖) derived in
Lemma 3 serves as a lower bound of actually buffered packets
of one flow, in this section we apply 𝑃 ∗(𝑖) (instead of ∣𝑋 ∣
and ∣𝑌 ∣ in (7)) to obtain a lower bound on the buffer size.
Notice that if there are 𝑖 packets of flow 𝑓0 occupying delay
lines indexed from 1 to 𝑖 (0 ≤ 𝑖 ≤ ⌈𝑀2 ⌉), there must be 𝑀−𝑖
packets of flow 𝑓1 occupying other delay lines after sorting.
Therefore, a lower bound 𝐵∗ on buffer size can be achieved
by solving the following integer linear programming problem:
𝐵∗=min
𝑖
(𝑃 ∗(𝑖) + 𝑃 ∗(𝑀 − 𝑖)) (16)
Subject to: 0 ≤ 𝑖 ≤
⌈
𝑀
2
⌉
(17)
𝑖 is an integer (18)
By finding the close form solution of above problem, the
following Theorem follows (please refer to Appendix B for
the proof).
Theorem 1: The construction in Fig. 3 is an 1 × 2 shared
buffer queue with buffer size 𝐵 ≥ 𝐵∗, where
𝐵∗ =
⎧⎨
⎩
max
(⌊
𝑀2−2𝑀+1
10
⌋
− 1,𝑀
)
, if 𝑀 is odd
max
(⌊
𝑀2−4𝑀+9
10
⌋
− 1,𝑀
)
, if 𝑀 is even
(19)
Since the construction can accommodate at most
∑𝑀
𝑖=1 𝑑𝑖
packets, the setting in Equation (5) implies that a shared buffer
queue with at most 𝑂(𝑀2) buffer size can be constructed via
the (𝑀 + 2)× (𝑀 + 2) switch. Then we have the following
corollary from the conclusion in Theorem 1:
Corollary 1: The construction in Fig. 3 can exactly emulate
a shared optical queue with 𝑂(𝑀2) buffer size.
In comparison with the simple construction in Fig. 2, where
the achievable buffer size is the same as the number of delay
lines 𝑀 , our feedback construction in Fig. 3 can provide
a much larger buffer size (𝑂(𝑀2)). A further comparison
among the implementations of different optical queues is
shown in Table I.
C. Practical considerations
Now we investigate some practical issues for building an
1-to-2 shared buffer queue. The core of our construction is an
(𝑀 + 2)× (𝑀 + 2) optical switch fabric, which in principle
can be implemented by a non-blocking optical space switch.
Two promising switching technologies for building high speed
optical switch are arrayed-waveguide-granting (AWG) and
directional-coupler (DC), because they can switch at the speed
of nanoseconds and thus are suitable for supporting packet
switching inside the shared buffer queue [21], [22]. To build
a large size switch fabric, the multistage switch architectures
like Clos and Cantor are usually adopted to achieve a good
scalability (The recent advances on the high speed optical
switch design can be found in [23], [24] and the references
there in).
In an 1-to-2 shared buffer queue, it may happen that a
packet needs to be recirculated many times in the system,
since the departure time of the packet can not be determined
in advance. Therefore, the optical signal may be significantly
attenuated after many times of circulation in the system, and
thus the optical amplifiers are necessary at the output ports of
system for compensating the signal loss. It is notable, however,
that the optical amplifier will introduce additional accumulated
spontaneous emission noise and signal-level fluctuation [20].
Also, the crosstalk introduced by switch devices (such as
AWG and DC) will further degrade the signal and increase the
bit error rate [15]. How these constrains limit the maximum
buffering time in and the practical design of shared buffer
queue still deserve deliberate studies.
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TABLE II
BUFFER CAPACITY OF 𝑁 -TO-2 SHARED BUFFER QUEUE ACHIEVED BY THEOREM 2
M 1 2 3 8 15 32 63 128 255 512 1023
N=1 1 2 3 8 18 89 383 1587 6450 26609 104447
N=2 1 2 3 8 16 84 372 1563 6400 25908 104244
N=5 1 2 3 8 15 71 339 1491 6253 25607 103635
Fig. 7. An 𝑁 -to-2 construction of shared buffer queue.
V. THE CONSTRUCTION OF 𝑁 -TO-2 SHARED BUFFER
QUEUE
In this section, we extend the result in Section IV to the
more general 𝑁 -to-2 shared buffer queue with 𝑁 input links,
2 control inputs, 2 departure links and 𝑁 lost links (see Fig.
7). At time 𝑡, let 𝑐(𝑡) be the states of the control inputs, 𝑎(𝑡)
be the set of arrival packets and 𝑞(𝑡) be the set of departure
packets at this time. Similar to the construction of the 1-to-
2 shared buffer queue, the 𝑁 -to-2 construction also needs to
satisfy the same properties of flow conservation (P1), non-
idling (P2) and FIFO (P4). About the maximum buffer usage
property (P3), it should be replaced by the following property
(P3
′
) due to the multiple inputs here:
(P3
′
): if ∣𝑞(𝑡 − 1) ∪ 𝑎(𝑡)∖𝑐(𝑡)∣ > 𝐵, then ∣𝑞(𝑡 − 1) ∪
𝑎(𝑡)∖𝑐(𝑡)∣ −𝐵 packets will be dropped.
To guarantee the above properties, the 𝑁 -to-2 construction
still adopts the same switching algorithm (S1) and delay
setting (5) as that of its 1-to-2 counterpart. Here, we also
explore a lower bound on the buffer size of the 𝑁 -to-2 shared
buffer queue to guarantee no conflict for it under any scenario.
Since in one time slot up to 𝑁 packets (denoted as 𝑝1,
𝑝2,. . . , 𝑝𝑁 here) may arrive in the queue, without loss of
generality we only need to consider the following two conflict
cases:
Case 1. All packets 𝑝1, . . . , 𝑝𝑁 are destined for output link 1
Assume that at time slot 𝑡, after scheduling the packet 𝑝𝑁
is dropped to avoid conflict and packets 𝑝1,. . . , 𝑝𝑁−1 are
assigned to delay lines (𝑖 + 1), . . . , (𝑖 + 𝑁 − 1) (0 ≤ 𝑖 ≤
𝑀 − 𝑁 + 1). Based on the Lemma 3 we know that at least
𝑃 ∗(𝑖) + 𝑃 ∗(𝑀 − (𝑖 + 𝑁 − 1)) + 𝑁 − 1 packets have been
buffered in the system by this time.
Case 2. 𝑘 (resp. 𝑁 − 𝑘) packets are destined for output link
1 (resp. 2), 1 ≤ 𝑘 < 𝑁
If none of those 𝑁 arrival packets is dropped at the inputs,
after sorting two packets of different flows may compete for
one common delay line. Suppose this competition happens at
delay line (𝑖+ 1) (0 ≤ 𝑖 ≤ 𝑀 −𝑁 + 1). In this case, only 𝑖
rebuffered packets of 𝑓0, 𝑀 − (𝑖+𝑁 − 1 rebuffered packets
of 𝑓1) and 𝑁 − 1 newly arrived packets can be inserted into
delay lines. Again, we know that at least 𝑃 ∗(𝑖)+𝑃 ∗(𝑀−(𝑖+
𝑁 − 1)) +𝑁 − 1 packets have been buffered in the system.
As the results in above two cases are the same, a lower
bound 𝐵∗ on the buffer size of the 𝑁 -to-2 shared buffer queue
can be obtained by solving a linear programming problem
similar to (16). Thus, we have the following theorem (Please
refer to Appendix C for the proof).
Theorem 2: If 𝑟𝑖 = min [𝑖,𝑀 + 1− 𝑖] for all 𝑖 =
1, 2, . . . ,𝑀 and 𝑀 ≥ 2, then the construction in Fig. 7 is
an 𝑁 × 2 shared buffer queue with buffer size 𝐵 ≥ 𝐵∗, here
𝐵∗ =
{
𝑀, 𝑀 ≤ 𝑁 − 1
max
(
𝐵
′
,𝑀
)
, otherwise
(20)
and
𝐵
′
=
⎧⎨
⎩
⌊
(𝑀−𝑁)2
10
⌋
+𝑁 − 2, 𝑀 is odd⌊
(𝑀−𝑁−1)2+5
10
⌋
+𝑁 − 2, 𝑀 is even
(21)
To illustrate the condition developed in Theorem 2, Table
II shows the buffer capacity 𝐵∗ for combinations of different
𝑀 and 𝑁 . We can see that for a given 𝑀 , the buffer capacity
actually decreases as 𝑁 increases. This is because as 𝑁
increases, more packets may require buffering within one time
slot. On the other hand, for a given 𝑁 , the buffer capacity
grows monotonously as 𝑀 increases, and the growth of buffer
capacity becomes significant when the value of 𝑀 is large
enough. We can also see from Table II that when 𝑀 is small
(say, less than 20), the lower bound is almost the same as the
value of 𝑀 .
VI. CONCLUSIONS
In this paper, we studied the exact emulation of an 1-to-2
FIFO shared buffer queue based on the optical feedback SDL
construction. The construction consists of an (𝑀+2)×(𝑀+2)
space switch and 𝑀 fiber delay lines connecting 𝑀 outputs
of the switch fabric back to its 𝑀 inputs. We showed that by
setting the length of the 𝑖𝑡ℎ delay line as min(𝑖,𝑀 + 1− 𝑖),
𝑖 = 1, . . . ,𝑀 , such a construction can exactly emulate an 1-
to-2 shared buffer queue with 𝑂(𝑀2) buffer size. We then
extended this construction to the more general 𝑁 -to-2 case.
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Note that this paper only studied the design of the simple 1-
to-2 (and also 𝑁 -to-2) shared buffer queues. How to extend the
single stage construction in this paper directly to the general
𝑁 -to-𝑁 case, and how to use the 1-to-2 (and 𝑁 -to-2) modules
studied here as building blocks and apply multistage structures
for constructing the 𝑁 -to-𝑁 shared buffer queues can be some
interesting future works.
APPENDIX A
PROOF OF LEMMA 3
We consider here the non-consecutive case with packets
overlap. First, we separate all the 𝑖 rebuffered packets into
two groups: group 1 that contains the rebuffered packets from
the first half of delay lines (from 1 to
⌈
𝑀
2
⌉
), and group 2
contains the rebuffered packets from the second half of delay
lines (from
⌈
𝑀
2
⌉
+1 to 𝑀 ). Analogous to the proof of Lemma
2 (Case 1), all the buffered packets in the system now can be
divided into two sets: set 1 that contains the buffered packets
deduced from the rebuffered packets in group 1, and set 2
that contains the buffered packets deduced from the rebuffered
packets in group 2. Thus, a lower bound of buffer size can
be achieved by finding the minimum numbers of buffered
packets in set 1 and set 2. Without loss of generality, we
assume that there are min(
⌈
𝑀
2
⌉
, 𝑖) − 𝑘 rebuffered packets
in group 1 (or equally there are 𝑘 delay lines that do not
have rebuffered packets), 𝑘 < min(𝑖,
⌈
𝑀
2
⌉
). Correspondingly,
there should be 𝑖− (min(⌈𝑀2 ⌉ , 𝑖)− 𝑘) rebuffered packets in
group 2. From the proof of Lemma 2 we know that there
are at least 𝑄∗(min(
⌈
𝑀
2
⌉
, 𝑖)− 𝑘− 1) buffered packets in set
1 now. For set 2, we can easily see from the slot transition
table that it contains all the packets above the diagonal line
from (FDL1, 𝑡 − 1) to (FDL⌈𝑀/2⌉, 𝑡 −
⌈
𝑀
2
⌉
). Thus, the
number of buffered packets in set 2 will be minimum if all
the 𝑖 − (min(⌈𝑀2 ⌉ , 𝑖) − 𝑘) rebuffered packets come from
consecutive delay lines, starting from FDL⌈𝑀/2⌉+1. Then we
can deduce the minimum number of all the buffered packets
in terms of 𝑘 as follows:
(a) 𝑀 is odd.
Case 1. 0 < 𝑖 ≤ ⌈𝑀2 ⌉
In this case, there are 𝑖 − 𝑘 rebuffered packets from group
1 and 𝑘 rebuffered packets from group 2. Then we have that
the number of buffered packets 𝑃 (𝑘) in the system satisfies
the following inequality,
𝑃 (𝑘) ≥ 𝑄∗(𝑖 − 𝑘 − 1) +
𝑘∑
𝑗=1
2𝑗
=
⌈
𝑖− 𝑘 − 1
2
⌉⌊
𝑖− 𝑘 − 1
2
⌋
+ 1 + 𝑘2 + 𝑘
=
5
4
𝑘2 − 𝑖− 3
2
𝑘 +
{
𝑖2−2𝑖+4
4 , 𝑖− 𝑘 − 1 is odd
𝑖2−2𝑖+5
4 , 𝑖− 𝑘 − 1 is even
(22)
The minimum value of (22) is attained when 𝑘 =
⌈
𝑖−3
5
⌋
.
Case 2.
⌈
𝑀
2
⌉
< 𝑖 ≤ ⌊𝑀2 ⌋+ ⌈ ⌈𝑀/2⌉2 ⌉
𝑃 (𝑘) ≥ 𝑄∗(
⌈
𝑀
2
⌉
− 𝑘 − 1) +
𝑖−⌈𝑀2 ⌉+𝑘∑
𝑗=1
2𝑗
=
⌈⌈𝑀/2⌉ − 𝑘 − 1
2
⌉ ⌊⌈𝑀/2⌉ − 𝑘 − 1
2
⌋
+ 1
+(𝑖−
⌈
𝑀
2
⌉
+ 𝑘 − 1)(𝑖−
⌈
𝑀
2
⌉
+ 𝑘)
=
5
4
𝑘2 + (2𝑖− 5
4
𝑀 +
1
4
)𝑘 + 𝑖2 −𝑀𝑖
+
{
5𝑀2−2𝑀+9
16 ,
⌈
𝑀
2
⌉− 𝑘 − 1 is odd
5𝑀2−2𝑀+13
16 ,
⌈
𝑀
2
⌉− 𝑘 − 1 is even (23)
The minimum value of (23) is attained when 𝑘 =
⌈
5𝑀−8𝑖−1
10
⌋
.
It is notable that the Equation (23) reduces to Equation (22)
when 𝑖 =
⌈
𝑀
2
⌉
, which is
⌈𝑀−510 ⌋∑
𝑗=1
2𝑗 +𝑄∗
(⌈
𝑀
2
⌉
−
⌈
𝑀 − 5
10
⌋
− 1
)
(24)
Case 3.
⌊
𝑀
2
⌋
+
⌈
⌈𝑀/2⌉
2
⌉
< 𝑖 ≤ 𝑀
If a rebuffered packet comes from delay line 𝑗 (𝑗 >
⌊
𝑀
2
⌋
+⌈
⌈𝑀/2⌉
2
⌉
) at time 𝑡, then we can deduce from the slot transition
table that at time slot 𝑡− (2 ⌈𝑀2 ⌉− 𝑗), the number of inserted
packets between delay line 𝑗 and delay line 2
⌈
𝑀
2
⌉−𝑗 satisfies
𝑗 −
[
2
⌈
𝑀
2
⌉
− 𝑗
]
= 2
(
𝑗 −
⌈
𝑀
2
⌉)
≥ 2
(⌈
𝑀
2
⌉
+
⌈⌈𝑀/2⌉
2
⌉
−
⌈
𝑀
2
⌉)
≥
⌈
𝑀
2
⌉
(25)
Therefore, the minimum number of buffered packets in this
case is achieved when all the 𝑖 rebuffered packets come from
consecutive delay lines 1 to 𝑖, which is just 𝑄∗(𝑖) as shown
in Lemma 2.
(b) 𝑀 is even.
For the sake of brevity, we omit the proof which is very
similar to the cases when 𝑀 is odd.
Summarizing the above results together, we have Lemma
3.
APPENDIX B
PROOF OF THEOREM 1
We solve the linear programming problem in (16) based on
the results of Lemma 3.
(a) 𝑀 is odd
Case 1.
⌈
⌈𝑀/2⌉
2
⌉
≤ 𝑖 ≤ ⌈𝑀2 ⌉ and ⌈𝑀2 ⌉ < 𝑀 − 𝑖 ≤ ⌊𝑀2 ⌋ +⌈
⌈𝑀/2⌉
2
⌉
Since 5𝑀−8(𝑀−𝑖)−110 =
8𝑖−3𝑀−1
10 , we have
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𝑃 ∗(𝑖) + 𝑃 ∗(𝑀 − 𝑖)
=𝑄∗
(
𝑖−
⌈
𝑖− 3
5
⌋
− 1
)
+
⌈ 𝑖−35 ⌋∑
𝑗=1
2𝑗
+𝑄∗
(⌈
𝑀
2
⌉
−
⌈
8𝑖− 3𝑀 − 1
10
⌋
− 1
)
+
𝑀−𝑖−⌈𝑀2 ⌉+⌈ 8𝑖−3𝑀−110 ⌋∑
𝑗=1
2𝑗
>
⎢⎢⎢⎣𝑄∗(𝑖− 𝑖− 3
5
− 1
)
+
𝑖−3
5∑
𝑗=1
2𝑗
+𝑄∗
(⌈
𝑀
2
⌉
− 8𝑖− 3𝑀 − 1
10
− 1
)
+
𝑀−𝑖−⌈𝑀2 ⌉+ 8𝑖−3𝑀−110∑
𝑗=1
2𝑗
⎥⎥⎥⎥⎦ − 2
≥
⌊
5
4
(
𝑖− 3
5
)2
− 𝑖− 3
2
𝑖− 3
5
+
𝑖2 − 2𝑖+ 4
4
+
5
4
(
8𝑖− 3𝑀 − 1
10
)2
+
[
2(𝑀 − 𝑖) − 5
4
𝑀 +
1
4
]
⋅
(
8𝑖− 3𝑀 − 1
10
)
+ 𝑖2 −𝑀𝑖+ 5𝑀
2 − 2𝑀 + 9
16
⌋
− 2
=
⌊
2
5
𝑖2 − 2
5
𝑀𝑖+
4𝑀2 − 4𝑀 + 22
20
⌋
− 2
=
⌊
2
5
𝑖2 − 2
5
𝑀𝑖+
2𝑀2 − 2𝑀 + 1
10
⌋
− 1 (26)
As the stationary point of the term enclosed within above
floor function is 𝑖 = 𝑀2 , the minimum value of Case 1 is⌊
𝑀2 − 2𝑀 + 1
10
⌋
− 1. (27)
Case 2. 0 < 𝑖 <
⌈
⌈𝑀/2⌉
2
⌉
and
⌊
𝑀
2
⌋
+
⌈
⌈𝑀/2⌉
2
⌉
≤ 𝑀−𝑖 ≤ 𝑀
𝑃 ∗(𝑖) + 𝑃 ∗(𝑀 − 𝑖)
=𝑄∗
(
𝑖−
⌈
𝑖− 3
5
⌋
− 1
)
+
⌈ 𝑖−35 ⌋∑
𝑗=1
2𝑗 +𝑄∗(𝑀 − 𝑖)
≥
⎢⎢⎢⎣𝑄∗(𝑖− 𝑖− 3
5
− 1
)
+
𝑖−3
5∑
𝑗=1
2𝑗 +𝑄∗(𝑀 − 𝑖)
⎥⎥⎥⎦
≥
⌊
5
4
(
𝑖− 3
5
)2
− 𝑖− 3
2
𝑖− 3
5
+
𝑖2 − 2𝑖+ 4
4
+
𝑀 + 3
2
(𝑀 − 𝑖)− 𝑀
2 + 4𝑀 − 1
4
⌋
=
⌊
4𝑖2 − (10𝑀 + 34)𝑖+ 5𝑀2 + 10𝑀 + 16
20
⌋
(28)
The stationary point of the term enclosed within above floor
function is 𝑖 = 5𝑀+174 . Since
5𝑀+17
4 >
⌈
𝑀+1
4
⌉
=
⌈
⌈𝑀/2⌉
2
⌉
,
the minimum value of Case 2 is attained when 𝑖 =
⌈
𝑀+1
4
⌉−1.
Case 3. 𝑖 = 0 and 𝑀 − 𝑖 = 𝑀
𝑃 ∗(𝑖) + 𝑃 ∗(𝑀 − 𝑖) = 𝑃 ∗(𝑀) = 𝑄∗(𝑀)
=
𝑀 + 3
2
𝑀 − 𝑀
2 + 4𝑀 − 1
4
=
𝑀2 + 2𝑀 + 1
4
(29)
Now, we will find out the minimum value of Function (16)
when 𝑀 is odd. First, by setting 𝑖 = 1 in Equation (28), we
have⌊
4− (10𝑀 + 34) + 5𝑀2 + 10𝑀 + 16
20
⌋
=
⌊
5𝑀2 − 14
20
⌋
which is smaller than the value of Equation (29). Thus, the
minimum value of Case 2 is smaller than that of Case 3.
Second, to show the relationship between Case 1 and Case 2,
we set 𝑖 =
⌈
𝑀+1
4
⌉
in Equation (26) and set 𝑖 =
⌈
𝑀+1
4
⌉− 1
in Equation (28). Then we have
4𝑖2 − (10𝑀 + 34)𝑖+ 5𝑀2 + 10𝑀 + 16
20
∣∣∣𝑖=⌈𝑀+14 ⌉−1
− 8𝑖
2 − 8𝑀𝑖+ 2𝑀2 − 2𝑀 + 1
10
∣∣∣𝑖=⌈𝑀+14 ⌉
=
1
20
[
−4
⌈
𝑀 + 1
4
⌉2
− (2𝑀 + 42)
⌈
𝑀 + 1
4
⌉
+𝑀2 + 24𝑀 + 52
]
≥ 1
20
[
−4(𝑀 + 1
4
+ 1)2 − (2𝑀 + 42)
(
𝑀 + 1
4
+ 1
)
+𝑀2 + 24𝑀 + 52
]
=
𝑀2 + 34𝑀 − 27
80
(30)
Since 𝑀
2+34𝑀−27
80 > 0, the above expression indicates that
the minimum value of Case 1 is smaller than that of Case 2.
Summarizing the above results, we know that when 𝑀 is odd
the minimum value of Function (16) is given by (27).
(b) 𝑀 is even
The proof is similar to the above cases when 𝑀 is odd,
here we omit it.
APPENDIX C
PROOF OF THEOREM 2
Generally, the computation of the lower bound 𝐵∗ on
buffer size can be expressed as the following integer linear
programming problem:
𝐵∗ = min
𝑖
(𝑃 ∗(𝑖) + 𝑃 ∗(𝑀 − 𝑖−𝑁 + 1) +𝑁 − 1) (31)
Subject to:
⌈
𝑀
2
⌉
≤ 𝑖 ≤𝑀 (32)
𝑖 is an integer (33)
When 𝑁 − 1 ≥ 𝑀 , the maximum acceptable buffer size is
𝑀 , so we only need to consider the condition 𝑁 − 1 < 𝑀 in
the following proof, i.e.,
𝑀 + 1−𝑁 > 0 (34)
(a) 𝑀 is odd
Case 1. 0 < 𝑖 ≤ ⌈𝑀2 ⌉ and 0 < 𝑀 − 𝑖−𝑁 + 1 ≤ ⌈𝑀2 ⌉, i.e.,{
0 < 𝑖 ≤ 𝑀+12
𝑀+1
2 −𝑁 ≤ 𝑖 < 𝑀 −𝑁 + 1
(35)
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on February 18,2010 at 01:59:53 EST from IEEE Xplore.  Restrictions apply. 
3722 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 57, NO. 12, DECEMBER 2009
𝑃 ∗(𝑖) + 𝑃 ∗(𝑀 − 𝑖−𝑁 + 1) +𝑁 − 1
≥
⌊
5
4
(
𝑖− 3
5
)2
− 𝑖− 3
2
⋅ 𝑖− 3
5
+
𝑖2 − 2𝑖+ 4
4
+
5
4
(
𝑀 − 𝑖−𝑁 + 1− 3
5
)2
− 𝑀 − 𝑖−𝑁 + 1− 3
2
⋅ 𝑀 − 𝑖−𝑁 + 1− 3
5
+
1
4
[
(𝑀 − 𝑖−𝑁 + 1)2
−2(𝑀 − 𝑖−𝑁 + 1) + 4]⌋+𝑁 − 3
≥
⌊
2
5
𝑖2 − 2(𝑀 −𝑁 + 1)
5
𝑖
+
2(𝑀 −𝑁 + 1)2 − 2(𝑀 −𝑁 + 1) + 1
10
⌋
+𝑁 − 2 (36)
The minimum value of Equation (36) is attained when 𝑖 =
𝑀−𝑁+1
2 , which meets the constraint (35).
Case 2.
⌈
𝑀+1
4
⌉ ≤ 𝑖 ≤ ⌈𝑀2 ⌉, ⌈𝑀2 ⌉ < 𝑀 − 𝑖 − 𝑁 + 1 ≤⌊
𝑀
2
⌋
+
⌈
𝑀+1
4
⌉
and 𝑁 − 1 < 𝑀+12
𝑃 ∗(𝑖) + 𝑃 ∗(𝑀 − 𝑖−𝑁 + 1) +𝑁 − 1
≥
⌊
5
4
(
𝑖− 3
5
)2
− 𝑖− 3
2
𝑖− 3
5
+
𝑖2 − 2𝑖+ 4
4
+
5
4
(
8𝑖+ 8𝑁 − 3𝑀 − 9
10
)2
+
[
2(𝑀 −𝑁 + 1− 𝑖)− 5
4
𝑀 +
1
4
](
8𝑖+ 8𝑁 − 3𝑀 − 9
10
)
+ (𝑀 −𝑁 + 1− 𝑖)2 −𝑀(𝑀 −𝑁 + 1− 𝑖) +
(
𝑀 + 1
2
)2
−𝑀 + 1
2
+ 1 +
𝑀2 − 2𝑀 − 3
16
⌋
+𝑁 − 3
=
⌊
2
5
𝑖2 − 2(𝑀 −𝑁 + 1)
5
𝑖
+
2(𝑀 −𝑁 + 1)2 − 2(𝑀 −𝑁 + 1) + 1
10
⌋
+𝑁 − 2 (37)
Since the stationary point of the term enclosed within above
floor function is 𝑖 = 𝑀−𝑁+12 , the minimum value of Case 2
is ⌊
(𝑀 −𝑁)2
10
⌋
+𝑁 − 2. (38)
Case 3. 0 < 𝑖 <
⌈
𝑀+1
4
⌉
, 𝑀−12 +
⌈
𝑀+1
4
⌉
< 𝑀−𝑖−𝑁+1≤ 𝑀
and 𝑁 − 1 < ⌈𝑀+14 ⌉
𝑃 ∗(𝑖) + 𝑃 ∗(𝑀 − 𝑖−𝑁 + 1)
≥
⌊
5
4
(
𝑖− 3
5
)2
− 𝑖− 3
2
𝑖− 3
5
+
𝑖2 − 2𝑖+ 4
4
+
𝑀 + 3
2
(𝑀 − 𝑖−𝑁 + 1)− 𝑀
2 + 4𝑀 − 1
4
⌋
=
⌊
4𝑖2 − (10𝑀 + 34)𝑖+ 5𝑀2 + 10𝑀 + 16
20
− (𝑀 + 3)(𝑁 − 1)
2
⌋
(39)
The stationary point of the term enclosed within above floor
function is 𝑖 = 5𝑀+174 >
⌈
𝑀+1
4
⌉
. Since 5𝑀+174 is out of the
range of 𝑖 in this case, the minimum of Case 3 is achieved
when 𝑖 =
⌈
𝑀+1
4
⌉− 1 (or 𝑀 − 𝑖 = ⌊𝑀2 ⌋+ ⌈𝑀+14 ⌉+ 1).
From (35) and (37), we can see that Case 1 and Case 2 have
the same results. To show the relationship between Case 2 and
Case 3, we set 𝑖 =
⌈
𝑀+1
4
⌉
in (37) and set 𝑖 =
⌈
𝑀+1
4
⌉− 1 in
(39). Then we have[
4𝑖2 − (10𝑀 + 34)𝑖+ 5𝑀2 + 10𝑀 + 16
20
− (𝑀 + 3)(𝑁 − 1)
2
] ∣∣∣𝑖=⌈𝑀+14 ⌉−1
−
[
2
5
𝑖2 +
2(𝑁 −𝑀 − 1)
5
𝑖
+
4(𝑀 −𝑁 + 1)2 − 4(𝑀 −𝑁 + 1) + 2
20
] ∣∣∣𝑖=⌈𝑀+14 ⌉
+𝑀2 + 24𝑀 + 52 + (2𝑀 + 34)(1−𝑁) − 4(1−𝑁)2]
≥ 1
20
[
−4
⌈
𝑀 + 1
4
⌉2
−
(
2𝑀 + 42 + 8
⌈
𝑀 + 1
4
⌉)⌈
𝑀 + 1
4
⌉
+𝑀2 + 24𝑀 + 52 + (2𝑀 + 34)
⌈
𝑀 + 1
4
⌉
− 4
⌈
𝑀 + 1
4
⌉2]
≥ 1
20
[
−16
(
𝑀 + 5
4
)2
− 8
(
𝑀 + 5
4
)
+𝑀2 + 24𝑀 + 52
]
=
1
20
(12𝑀 + 22) > 0 (40)
Summarizing the above expressions, we know that when 𝑀
is odd the minimum value of Function (31) is given by (38).
(b) 𝑀 is even
We omit the proof since it is quite similar to the proof when
𝑀 is odd.
Summarizing the above results together, the Theorem 2
follows.
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